



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/715,772 | 11/17/2000 | Jack B. Dennis | 004800.P004 | 7033 |

8791 7590 06/23/2003

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD, SEVENTH FLOOR
LOS ANGELES, CA 90025

EXAMINER

KING, JUSTIN

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2181

DATE MAILED: 06/23/2003

2

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/715,772

Applicant(s)

DENNIS ET AL.

Examiner

Justin I. King

Art Unit

2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 November 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-41 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-41 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 November 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|----------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the claims 12, 25, and 38's register file's data registers and claims 12 and 38's coupling between the register file and peripheral unit must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

2. Claims 4 and 17 are objected to because of the following informalities: Claim 4's first line and claim 17's first line state "the command messages includes"; Applicant may have meant "the command message includes". Appropriate correction is required.

Claim 24 is objected to because of the following informalities: Claim 24's last line states "threads b"; Applicant may have meant "threads by". Appropriate correction is required.

Claim 41 is objected to because of the following informalities: Claim 41's line 2 states "at least one peripheral units"; Applicant may have meant "at least one peripheral unit".

Appropriate correction is required.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 12-13, 25, 38-39, and 41 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 12 recites the limitation "an operation" in claim 12's second limitation. There is sufficient antecedent basis for this limitation in the claim. Claim 13 is rejected because it incorporates claim 12's limitations.

Claim 25 recites the limitation "an operation" in claim 25's second limitation. There is sufficient antecedent basis for this limitation in the claim.

Claim 38 recites the limitation "a plurality of data memories" and "a data memory switch" in claim 38's line 3. There are sufficient antecedent bases for these limitations in the claim. Claim 39 is rejected because it incorporates claim 38's limitations.

Claim 41 recites the limitation "one of the multi-thread processors" and "one of the peripheral units" in claim 41's line 8. There are sufficient antecedent bases for these limitations in the claim.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-7, 9, 14-20, and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Bucher (U.S. Patent No. 5,421,014).

Referring to claim 1: Bucher discloses an apparatus comprising a peripheral bus coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation; and a processing slice coupled to the peripheral bus to execute a plurality of threads, the plurality of threads including a first thread sending the command message to the peripheral unit (claim 1). Hence, claim 1 is anticipated by Bucher.

Referring to claims 2-3: Claim 1's argument applies; furthermore, Bucher discloses a "read" command (column 5, line 44, figure 1, step 12) and a target peripheral (claim 1). Hence, Bucher discloses that the peripheral unit is one of an input device and an output device and the peripheral operation is one of an input operation and an output operation; therefore, claims 2-3 are anticipated by Butcher.

Referring to claim 4: Claim 1's argument applies; furthermore, Butcher discloses that the command messages includes at least one of a message content, a peripheral address identifying the peripheral unit, and a command code specifying the peripheral operation (figure 5).

Referring to claim 5: Claim 1's argument applies; furthermore, Butcher discloses that the peripheral information includes a response message sent from the peripheral unit to the

Art Unit: 2181

processing slice, the response message indicating the peripheral operation is completed (abstract).

Referring to claim 6: Claims 1 and 5's arguments apply; furthermore, Butcher discloses that the response message includes at least one of a thread identifier identifying the first thread, an operation result of the peripheral operation, a data register address specifying a data register in the processing slice to store the operation result, and a length indicator indicating length of the response message (figure 5).

Referring to claim 7: Claims 1 and 5-6's arguments apply; furthermore, since Butcher discloses a SCSI bus, which is a bi-directional (claim 1).

Referring to claim 9: Butcher discloses a command pending status (figure 1, step 20) and a loop back to issue more command (figure 1, step 18). Butcher's step 20 and the loop back is the non-wait instruction. Hence, Butcher discloses that the first thread continues to execute after sending the command message if the command message is a non-wait instruction; therefore, Claim 9 is anticipated by Butcher.

Referring to claim 14: Bucher discloses a method comprising a peripheral bus coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation; and a processing slice coupled to the peripheral bus to execute a plurality of threads, the plurality of threads including a first thread sending the command message to the peripheral unit (claim 1). Hence, claim 14 is anticipated by Bucher.

Referring to claims 15-16: Claim 14's argument applies; furthermore, Bucher discloses a "read" command (column 5, line 44, figure 1, step 12) and a target peripheral (claim 1). Hence, Bucher discloses that the peripheral unit is one of an input device and an output device and the

Art Unit: 2181

peripheral operation is one of an input operation and an output operation; therefore, claims 15-16 are anticipated by Butcher.

Referring to claim 17: Claim 14's argument applies; furthermore, Butcher discloses that the command messages includes at least one of a message content, a peripheral address identifying the peripheral unit, and a command code specifying the peripheral operation (figure 5).

Referring to claim 18: Claim 14's argument applies; furthermore, Butcher discloses that the peripheral information includes a response message sent from the peripheral unit to the processing slice, the response message indicating the peripheral operation is completed (abstract).

Referring to claim 19: Claims 14 and 18's arguments apply; furthermore, Butcher discloses that the response message includes at least one of a thread identifier identifying the first thread, an operation result of the peripheral operation, a data register address specifying a data register in the processing slice to store the operation result, and a length indicator indicating length of the response message (figure 5).

Referring to claim 20: Claims 14 and 18-19's arguments apply; furthermore, since Butcher discloses a SCSI bus, which is a bi-directional (claim 1).

Referring to claim 22: Butcher discloses a command pending status (figure 1, step 20) and a loop back to issue more command (figure 1, step 18). Butcher's step 20 and the loop back is the non-wait instruction. Hence, Butcher discloses that the first thread continues to execute after sending the command message if the command message is a non-wait instruction; therefore, Claim 22 is anticipated by Butcher.

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

9. Claims 8 and 10-12, 21, 23-25, 27-38, 40-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of the Butcher and Motomura (U.S. Patent No. 5,815,727).

Referring to claims 8 and 21: Butcher's disclosure is stated above, but Butcher does not explicitly state wait instruction. Motomura discloses that it is known to execute the thread in the waiting state to avoid the repeating synchronization failure or to read data in the memory used by another processor (column 1, lines 37-40); such that Motomura's waiting state is to disable the thread after sending the command message, and Motomura's instruction in the thread processing sequence is a wait instruction. Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's teaching to Butcher

Art Unit: 2181

because Motomura teaches one to use the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

Referring to claims 10 and 23: Claims 8 and 21's argument applies; furthermore, once Motomura's waiting state's pending condition met, such as the data from the memory used by another processor, Motomura's thread will continue the thread process; hence, Motomura discloses enabling the thread after receiving the response message from the peripheral unit if the thread was disabled.

Referring to claims 11 and 24: Butcher's disclosure is stated above, but Butcher does not explicitly disclose a thread control unit and instruction processing unit fetching instructions from a program memory. The hardware component executing the Butcher's thread management logic is the thread control unit. Motomura discloses an instruction processing unit (figure 1, structures 120 and 110) to process instructions fetched from a program memory (figure 1, structure 130); and a thread control unit (figure 16's thread execution control system) coupled to the instruction processing unit to manage initiating and termination of at least one of the plurality of threads. Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design to Butcher because Motomura teaches one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

Referring to claims 12 and 25: Claims 11 and 24's argument applies; furthermore, Butcher discloses saving the final information of the completed command in data structure (figure 3, step 52); Butcher's data structure is the register file having a plurality of data registers for storing the thread result, and Butcher's data structure's interface for connecting the data

Art Unit: 2181

structure to a bus is the data memory switch. Butcher does not explicitly disclose a memory access unit and the functioning unit. Motomura discloses a memory access unit (figure 16, structure 620) coupled to the instruction processing unit to provide access to one of a plurality of data memories (figure 16, structure 1420) via a data memory switch (figure 16, structure 1420's interface to structure 620), the memory access unit having a plurality of data base registers (figure 16, structure 1610), each of the data base registers corresponding to each of the threads; and a functional unit (figure 1, structures 110) coupled to the instruction processing unit to perform an operation specified in one of the instructions; and a register file (figure 16, structure 1610) having a plurality of data registers (figure 15, structures 541 and 1341), each of the data registers corresponding to each of the threads. Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design to Butcher because Motomura teaches one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

Referring to claim 27: Bucher discloses an apparatus comprising a peripheral bus coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation; and a processing slice coupled to the peripheral bus to execute a plurality of threads, the plurality of threads including a first thread sending the command message to the peripheral unit (claim 1). But Butcher does not explicitly disclose a plurality of banks of data memory; a data memory switch coupled to the banks to data memory; a program memory to store a program. Motomura discloses a plurality of banks of data memory (figure 16, structure 1420), a data memory switch (figure 16, structure 1420's interface to other component) coupled

Art Unit: 2181

to the banks to data memory; a program memory to store a program (figure 1, structure 130).

Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design to Butcher because Motomura teaches one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

Referring to claims 28-29: Claim 27's argument applies; furthermore, Bucher discloses a "read" command (column 5, line 44, figure 1, step 12) and a target peripheral (claim 1). Hence, Bucher discloses that the peripheral unit is one of an input device and an output device and the peripheral operation is one of an input operation and an output operation.

Referring to claim 30: Claim 27's argument applies; furthermore, Butcher discloses that the command messages includes at least one of a message content, a peripheral address identifying the peripheral unit, and a command code specifying the peripheral operation (figure 5).

Referring to claim 31: Claim 27's argument applies; furthermore, Butcher discloses that the peripheral information includes a response message sent from the peripheral unit to the processing slice, the response message indicating the peripheral operation is completed (abstract).

Referring to claim 32: Claims 27 and 31's arguments apply; furthermore, Butcher discloses that the response message includes at least one of a thread identifier identifying the first thread, an operation result of the peripheral operation, a data register address specifying a data register in the processing slice to store the operation result, and a length indicator indicating length of the response message (figure 5).

Art Unit: 2181

Referring to claim 33: Claims 27 and 31-32's arguments apply; furthermore, since Butcher discloses a SCSI bus, which is a bi-directional (claim 1).

Referring to claim 34: Claim 27's argument applies; furthermore, claim 34 is rejected over the claim 8's argument as stated above.

Referring to claim 35: Claim 27's argument applies; furthermore, Butcher discloses a command pending status (figure 1, step 20) and a loop back to issue more command (figure 1, step 18). Butcher's step 20 and the loop back is the non-wait instruction. Hence, Butcher discloses that the first thread continues to execute after sending the command message if the command message is a non-wait instruction

Referring to claim 36: Claims 27 and 34's arguments apply; furthermore, claim 36 is rejected over the claim 10's argument stated above.

Referring to claim 37: Claim 27's argument applies; furthermore, claim 37 is rejected over the claim 11's argument as stated above.

Referring to claim 38: Claims 27 and 37's arguments apply; furthermore, claim 38 is rejected over the claim 12's argument stated above.

Referring to claim 40: Butcher discloses an apparatus comprising a peripheral bus coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation; and a processing slice coupled to the peripheral bus to execute a plurality of threads, the plurality of threads including a first thread sending the command message to the peripheral unit (claim 1). Butcher discloses a SCSI controller (claim 1), and the SCSI controller's processing chip is the multi-thread processor, and the SCSI devices are the peripheral units. Butcher does not explicitly disclose that the system has a plurality of the multi-

Art Unit: 2181

thread processors. Motomura discloses a plurality of multi-thread processors (figure 1, structures 110). In addition, court has held that the duplication of essential component only involves ordinary skill in the art (St. Regis Paper Co. v. Bemis Co., 193 USPQ 8). Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design to Butcher because Motomura teaches one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

Referring to claim 41: Bucher discloses an apparatus comprising a peripheral bus coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation; and a processing slice coupled to the peripheral bus to execute a plurality of threads, the plurality of threads including a first thread sending the command message to the peripheral unit (claim 1). Butcher does not explicitly disclose program base registers and data base registers. Motomura discloses program base registers (figure 15, structure 140) and data base registers (figure 16, structure 1610). Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design to Butcher because Motomura teaches one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory.

10. Claims 13, 26, and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of the Butcher, Motomura, and Hiraoka et al. (U.S. Patent No. 5,418,917).

Referring to claims 13, 26, and 39: Butcher and Motomura's disclosures are stated above; furthermore, Butcher does not explicitly disclose an instruction fetch unit, buffer, decoder, dispatcher, and execution concurrently in a clock cycle. Motomura discloses an instruction fetch unit (figure 5, structure 150) to fetch the instructions from the program memory using a plurality of program counters (figure 15, structure 140), each program counter corresponding to each of the threads; an instruction decoder (figure 5, structure 542) and dispatcher (figure 5, structure 150) to decode the instructions and dispatch the decoded instructions to one of the memory access unit, the functional unit, and the peripheral unit. Since Motomura discloses a plurality of processors (figure 1, structures 110), Motomura discloses that multiple instructions are executed concurrently in a clock cycle. Motomura does not disclose the instruction buffer. Hiraoka discloses that the instruction buffer is a well-known industrial practice (figure 1). Hence, it would be obvious to one having ordinary skill in the computer art at time Applicant made the invention to adapt Motomura's thread processing design and Hiraoka's instruction buffer to Butcher because they teach one to use the thread control unit to manage the waiting state to avoid the repeating synchronization failure or to read data in another processor's memory and to enhance instruction processing with an instruction buffer.


Art Unit: 2181

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Justin King whose telephone number is (703) 305-4571. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:00 P.M..

If attempts to reach the examiner by telephones are unsuccessfully, the examiner's supervisor, Mark Reinhart can be reached at (703) 308-3110.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose number is (703)-306-5631.



Justin King
June 18, 2003



GOPAL C. RAY
PRIMARY EXAMINER
GROUP 2800